In logic simulation, we often need to evaluate two-valued logic functions in the presence of unknown inputs. However, a naive method often produces imprecise results. In these cases, we can obtain precise values by evaluating the regular ternary logic function for the given two-valued logic function. This paper shows a hardware realization of regular ternary logic functions. We use look-up table (LUT) cascades to implement double-rail logic representation. The evaluation time for Ò-input logic function is Ç´Òµ. They require much smaller amount of hardware than naive memory implementations.
Introduction
In the design of digital systems, design verification using logic simulation is one of the most time consuming steps [2, 12, 15] . In logic simulation, we often want to keep a selected subset of inputs as unknown, instead of definite values 0 or 1 [1, 3] . For example, if some inputs do not affect the outputs, we want to retain the inputs as unknown. We also need to treat unknown inputs for the initialization of logic networks [4] . For such cases, conventional logic simulators take too much time. Also, they often produce imprecise results for the networks with reconvergence. To evaluate the output values precisely, we need to evaluate regular ternary logic function (RT function) for the given two-valued logic function [16] .
Cycle-based logic simulators based on binary decision diagrams (BDDs) are faster than conventional ones. However, to evaluate a logic function in the presence of unknown inputs, we have to evaluate the functions where the unknown values Ù are replaced by 0 and 1, in all possible combinations. Thus, the simulation time increases exponentially with the number of unknown inputs Ù. Another method is to use a Kleene TDD (Kleene ternary decision diagram) [10] . It produces precise values in Ç´Òµ computation time. Unfortunately, a Kleene TDD requires Ç´¿ Ò Òµ memory storage to represent an Ò-variable function. To make logic simulation faster, we can use special hardware.
In this paper, we show a fast method to evaluate RT functions by look-up table (LUT) cascades and LUT rings. This paper is organized as follows: Section 2 introduces methods to evaluate logic functions in the presence of unknown inputs. Section 3 shows methods to evaluate RT functions by using decision diagrams. Section 4 shows methods to represent RT functions by using double-rail logic. Section 5 shows LUT cascades to realize double-rail logic for RT functions. Section 6 shows experimental results. Section 7 summarizes the paper.
Evaluation of Logic Functions in the Presence of Unknown Inputs
Ò µ be a binary vector, where ¾ . We often need to evaluate the value ´ µ for , where some values of are unknown [1] .
In this section, we review some methods to evaluate in the presence of unknown inputs. In the following, Ò denotes the number of input variables for the given two-valued logic function .
Let Ì ¼ ½ Ù , where Ù denotes an unknown input value. Let « « ½ « ¾ « Ò µ be a ternary vector, where « ¾ Ì . If « is either 0 or 1 for all , then « ¾ Ò . In this case, ´ «µ is either 0 or 1. However, if « Ù for some , then « ¾ Ì Ò -Ò . In this case, ´ «µ can be either 0 or 1 for some «, or can be unknown for other «. To obtain the precise values, we will introduce the regular ternary logic function. Let × be the number of Ù's in «, then the set ´ «µ consists of ¾ × binary vectors.
Definition 2.2 Let be a two-valued logic function, and
« ¾ Ì Ò . The regular ternary logic function [16] (RT 
Note that is unique for the given . Various methods exist to evaluate logic functions in the presence of unknown inputs: [6, 7] use BDDs, [10, 8] use Kleene TDDs, and [9] uses a special hardware implemented by FPGAs.
Example 2.1 Consider the logic function
´Ü ½ Ü ¾ Ü ¿ µ Ü ½ Ü ¾ Ü ½ Ü ¿ , Let « ½ 1 ¼ Ù µ, « ¾ Ù
Evaluation of RT Functions Using Decision Diagrams
In this section, we illustrate some methods to represent RT functions by using decision diagrams. As for the terminology of decision diagrams, refer [5, 14, 17] . Example 3.1 Fig. 3 .1(a) shows the binary decision tree for the function in Example 2.1. The number 0 attached to each edge incident to Ú denotes ÐÓÛ´Úµ, and 1 attached to each edge incident to Ú denotes ´Úµ. By merging equivalent sub-graphs in Fig. 3.1 
(a), we have a QROBDD (Quasi-Reduced Ordered BDD). Furthermore, by deleting redundant nodes, we have an ROBDD (Reduced Ordered BDD).´End of Exampleµ
The next example illustrates an operation of a BDDbased logic simulator. Fig. 3 .1(c), we obtain the value ´Ü ½ Ü ¾ Ü ¿ µ ´¼ ½ ½µ for the network in Example 2.2. First, the label of the root node Ú ½ is ½, which denotes variable Ü ½ . Since the value of Ü ½ is ¼, we go along the edge ¼ to arrive node Ú ¾ . The label of node Ú ¾ is ¾, which denotes variable Ü ¾ . Since the value of Ü ¾ is ½, we go along the edge ½ to arrive the terminal node 1 . Thus, we have ´¼ ½ ½µ ½.´End of Exampleµ As shown in the above example, the BDD-based logic simulator evaluates the values of functions by tracing edges from the root node to a terminal node according to the values of each input vector. Practical simulators often generate the code shown in Fig. 3 However, these methods can treat only two values: ¼ and ½. To treat Ù, we have to evaluate function many times after assigning ¼ and ½ for each Ù, as shown in Definition 2.2.
Example 3.2 By using the ROBDD in

.2 from the decision diagram in
We introduce the Alignment operation as follows:
The Alignment operation is also denoted by the table shown in Fig. 3.3 .
Example 3.3 By using the ROBDD shown in Fig. 3.1(c 
Double-Rail Representations of RT Functions
In this section, we will show a method to represent an RT function by a pair of two-valued logic functions. 
Double-Rail Representation
We represent an RT function by a pair of two-valued logic functions´ Ä À µ. It is a double-rail representation of an RT function for .
Ä À µ can be obtained by Procedure 4.1 using sumof-products expressions (SOPs) as follows:
In an SOP for , replace uncomplemented literals Ü with Ü À , and replace complemented literals Ü with Ü Ä , to obtain the SOP for Ä . In an SOP for , replace un-complemented literals Ü with Ü À , and replace complemented literals Ü with Ü Ä , to obtain the SOP for À . (Proof) By the construction of Ä and À , the following are clear: For the input combinations such that ¼ , we have Ä ½ , and for the input combinations such that ½, we have À ½ .
On the other hand, no valid combination makeś Ä À µ ´¼ ¼µ. For the combinations such that Ä À µ ´½ ¼µ, the output values are ¼ (definite). For the combinations such that´ Ä À µ ´¼ ½µ, the output values are ½ (definite). For the combinations such that´ Ä À µ 1 ½µ, the output values are unknown. Thus,´ Ä À µ obtained by Procedure 4.1 represents the RT function.´É µ As will be shown, Ä and À are incompletely specified functions, so their representations are not unique. x 1H
Don't Cares
x 1L
x 2H
x 2L 1 1 x 1H
x 2L (b) Map for À. For the functions with Ò ½ ¼ , more than 94% of the input combinations are don't cares. By using these don't cares,
we can simplify the representations for Ä and À drastically. Especially, we can often reduce the number of variables. The next example illustrates this. Fig. 4.1 shows that the input combinations for´Ü Ä Ü À µ ´¼ ¼µ are don't cares. By using these don't cares, the SOP for Ä is simplified to Ä Ü ½Ä Ü ¾Ä . Note that the original (Proof) For simplicity, assume that is a monotone increasing function. By Lemma 4.1, Ä can be represented by variables Ü Ä , and À can be represented by variables Ü À . Thus, both Ä and À can be represented by a BDD with Ç´¾ Ò Òµ nodes.
SOP depends on four variables, while the simplified SOP depends on only two variables.´End of Exampleµ
In the order of the variables, assume that the variables Ü Ä appear first, and the variables Ü À appear the next. Then, the SBDD for Ä and À has Ç´¾ Ò Òµ nodes. This is because Ä depends only on Ü Ä , and À depends only on Ü À . Since this SBDD is a double-rail representation of the RT function, we can evaluate in Ç´Òµ time. When is a unate function, we can prove in a similar way.´É µ Definition 4.5 Let ´ ½ ¾ µ be binate with the variables ½ , and unate with the variables ¾ . Then, is partially unate. Theorem 4.4 Let ´ ½ ¾ µ be binate with ½ and unate with ¾ . Let´ Ä À µ be a double-rail representation of the RT function. Then, Ä and À can be represented as´¾Ò ½ · Ò ¾ µ-variable functions, where Ò ½ and Ò ¾ denote numbers of variables in ½ , and ¾ , respectively.
(Proof) For simplicity, assume that is positive with respect to the variables in ¾ . First, obtain minimum SOPs for and . Then, obtain SOPs for Ä and À by using Procedure 4.1. Note that Ä depends on ½Ä , ½À , and ¾Ä , while À depends on ½Ä , ½À , and ¾À . Thus, we have the theorem. When is unate with respect to the variables in ¾ , we can prove similarly.´É µ 5
Hardware for Double-Rail Realizations of RT Functions
Although BDDs and Kleene TDDs can be implemented easily by software, they are time consuming for logic simulation with many input vectors. In this section, we consider various hardware for RT functions.
Comparison of Various Methods A method using RAM
We can directly implement the double-rail representatioń Ä À µ by a RAM. Note that Ä and À have ¾Ò inputs. Thus, this method requires a memory with ¾Ò-bit address.
Although the evaluation time is Ç´½µ, the size of memory is ¾ ¢ Ò bits, which is too large for practical applications.
For a partially unate function, we can reduce the required memory as follows: Let Ò ½ be the number of binate variables, and Ò ¾ be the number of unate variables. By Theorem 4.4, Ä and À can be represented as´¾Ò ½ · Ò ¾ µvariable functions. If Ä and À are realized independently by memory, they require ¾ ¢ ¾ ¾Ò½·Ò¾ ¾ ¾Ò½·Ò¾·½ bits of memory.
A method using LUT cascades
An LUT cascade [19] shown in Fig. 5.1 is obtained from a BDD by iterative functional decompositions. It reduces the necessary amount of memory to represent by detecting repeated patterns, and by utilizing don't cares in the function. The wires that connect adjacent cells are called rails. In the design of LUT cascade, the reduction of the number of rails is very important. Reduction of the number of rails directly reduces the size of the subsequent LUT. The number of rails is related to the width of the BDD. Functions having small BDD widths have efficient LUT cascade realizations, while functions having large BDD widths do not have efficient LUT cascade realizations.
Recall that the double-rail representation of the RT function denotes a mapping´ Ä À µ ¾Ò ¾ . Since the input combinations´ Ä À µ ´¼ ¼µ are not used, the function is defined only for ¿ Ò out of Ò input combinations. LUT cascades are suitable for the realization of functions with a large amount of don't care. Also, in functions for control circuits, many input variables are unate. As shown in Theorem 4.3, functions with many unate variables require smaller number of nodes in BDDs. This implies that such functions can be efficiently realized by LUT cascades. 
Realization Using LUT Rings
An LUT cascade realizes a given function by the structure shown in Fig. 5.1 . However, once the numbers of inputs and outputs for each LUT are fixed, the LUT cascade can realize only a limited class of functions. Thus, we use an LUT ring having the architecture shown in Fig. 5.2 . It emulates an LUT cascade. It consists of a large memory that stores LUTs, and a control part that implements interconnections. Note that the necessary amount of memory is at least the sum of memories for LUTs. 
Realization of Partially Unate Functions
Most of control circuits realize partially unate functions. Let be partially unate with respect to ¾ . We can convert into monotone increasing with respect to ¾ , by complementing some of variables in ¾ appropriately. Given the double-rail representation of the RT function´ Ä À µ, realize a pair of cascades as shown in Fig. 5.3 . One cascade realizes Ä , and other realizes À . The cascade for Ä can be decomposed into two parts: one depends on Ä½ and À½ , and other depends on Ä¾ . Similarly, the cascade for À can be decomposed into two parts: one depends on Ä½ and À½ , and other depends on À¾ .
In general, control circuits have many unate input variables. If is unate in Ü , then Ä and À depend on either Ü Ä or Ü À . Thus, separate realization of Ä and À does not waste hardware.
Experimental Results
For a multiple-output function ´ ¼ ½ Ñ ½ µ, we generated a pair of multiple-output functions Ä´ ¼Ä ½Ä ´Ñ ½µÄ µ and À´ ¼À ½À ´Ñ ½µÀ µ. Then, we implemented them by separate LUT rings. To design LUT cascades with intermediate outputs, we used BDDs for characteristic functions [20] . We assumed that each LUT has at most 15 inputs, and at most 16 outputs. Table 6 .1 shows the experimental results. In the table, Name denotes the name of benchmark function; In denotes the number of inputs; Out denotes the number of outputs; Depend denotes the number of variables that actually influence the outputs; Unate denotes the number of unate variables; RT Ò denotes the number of variables that actually influence Ä and À ; LUT denotes the total number of outputs used in the LUTs; Level denotes the maximum number of levels; Cas denotes the number of cascades; and Mem denotes the total amount of bits to represent LUTs.
For example, apex2 is a 39-input 3-output function. Among 39 inputs, the function does not depend on 9 variables. It has 26 unate variables, and four binate variables. Also, one of the outputs is the constant 0. By Theorem 4.4, Ä and À can be represented as 34-variable functions. Both of Ä and À can be realized by cascades with three levels. Thus, the evaluation time for´ Ä À µ is equal to the time for three memory references. Also, the amount of memory to represent Ä and À are about 200 kbits and 231kbits, respectively.
In the case of apex1, we need two cascades to realize À . Direct realizations of Ä and À require large memories, whose total size is ¾ ÊÌ Ò·½ . Table 6 .1 shows that the direct realization by memory is unrealistic.
Concluding Remarks
In this paper, we considered a method to evaluate logic functions in the presence of unknown inputs. To obtain precise values, we evaluate RT functions. We also showed
